

Pre-Silicon Modeling of a Secure ADC for Treaty Verification CVT – Consortium for Verification Technology Fred Buhler, Prof. M. Flynn, Prof. D. Wehe


Background: Treaty Verification


For treaty verification, both parties must agree on a measurement protocol that provides adequate assurance that treaty obligations are met, but without yielding sensitive information.


- Past approaches include digitizing entire spectrums, including (including the sensitive information) followed by data-barriers and post-processing to remove the sensitive information.
- This work investigates electronic measurement techniques that only digitize the agreed upon spectrum, removing the possibility of sensitive information leakage.


Two stage SAR ADC archetecture


- First stage only detects if input is within an agreeed upon spectrum
- Error amplifier limited to desired window
- Second stage digitizes the error











Untrusted Observers & Side-Attacks

Untrusted Observer Immunity: Each stage is physically (capacitor size) and electrically (saturation) limited to the agreed upon spectrum Side Attack Immunity: SAR decision tree removes power supply correlation with ADC code

Current Systems: Untrusted Observers & Side-Attacks

sion tree r	emoves power supply correlat	ion with ADC co
· · · · · · · · · · · · ·		· · · · · · · · · · · · · · · · · · ·
parator	Residue Amp	
	$gCode < 11:\emptyset > $ $gainCode < 11:\emptyset >$	
I142 Vout	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Residue Vin
MC_ADC	Image: Sector Imag	Vin_SW VCM_SW<11:Ø> VDAC_SW<11:Ø> VDAC_SW<11:Ø> ■ VCM_SW<11:Ø>
comparator <u>·</u> ideal [.] · · · · · · · · · · · · · · · · · · ·	$\frac{1}{VDD} = \frac{1}{VDD}$	DACN_SW<11:0>
	WDD MC_ADC VSS residueAmp_ideal	· · · · · · · · · · · · · · · · · · ·
· · · · · · · · · · · · · · · · · · ·		DACN

Untrusted Observer Learns Nothing





- Software and FPGA information barriers are hackable
- ADC interface can be monitored
- Power changes are proportional to ADC conversion

Proposed System

